




1/9

*Fig. 1*

*Fig. 2*

3/9

*Fig. 3*

4/9




Fig. 4




Fig. 5

6/9

AM RLC PDU Header

AMD (Data) PDU




Fig. 6

Control PDU





Fig. 7

7/9

*Fig. 8*




Fig. 9




Fig. 10